EAST PIE X TWO YEAR CON LOOK Spriden little D### 8582 # Metal and a 10(3) (6628541.pm. Broke Bone Dea 🐿 (2) 6628541.pn. or 6552951.p DAY USANT RESERVE COST OF OLD OFFICERS ON THE **13** (2) 6628541.pn. cr 6552951.p Contact operator - 138 💋 (0) (6628541.pn. or 6552951. F Hopfoget all light to our establish 📽 (1) banks and comparator and Complement magazatus erd nest adjipatheen and bish i ard against 🐒 (52) banks and comparator an 9 (37) (benks and comparetor a & Favorites U 1 December 2D Tests Date Pages |
C C US 2C020013918 2C020131 68 :De # DES MAN # SLE LOD E FRANCE & Took So LINE Devices, systems and methods 714/30 712/227
for mode driven stops
Integrated circuit Inventor 8 0 2 3 4 1 8888 I St 1 Swoboda, Gary L. 15 c r e minimine US 2003006351720030403 Jain, Raj Kumar гггг^{vs} ø ГГ parallel self-testing m m us 5329471 A 19940712 Emulation devices, systems and methods utilizing state r Jus 83 -703/23 713/13: Swoboda, Gary L. #: 714/28; C : C US 5535331 A 19960709 r. vs Processor condition sensing 714/45 circuits, systems and 137 714/23: Swoboda, Gary L. et Ε. al. г г us 562165: A 19970415 r r ms 1119 Emulation devices, systems 703/23 703/13 Swoboda, Gary L. ø and methods with distributed m m us 5752069 A 19980512 L na 151 Superscalar microprocessor 712/23 711/128: Roberts, James S. et Γ. employing away prediction 711/204; C C US 5781789 A 19980714 146 Superscaler microprocessor employing a parallel mask 712/23 712/205; Narayan, Rammohan บร ٤. ۲-۲, r r us Emulation devices, systems, US 5805792 A 19980908 100 714/28 714/25 Swoboda, Gary L. et and methods r vs US 5822559 A Apparatus and method for aligning variable 19981013 150 712/214 712/213 Narayan, Rammohan et. 1--3" Parallel mask decoder and method for generating said С С Д 10 US 5026071 A 19981020 146 1712/224 712/23 . Narayan, Rammohan US 5841670 A 19981124 r us 11 37 Emulation devices, systems and methods with distributed Swoboda, Gary L. 703/23 714/731 5m US 5854921 A 12 19901229 145 Stride-based data address 712/239 712/1: Fickett, James K. r c r r us prediction structure г г US 5859991 A ir us 13 19990112 155 Parallel and scalable method 712/264 Narayan, Rammohan r fif for identifying valid US 5060104 A 19990112 14 149 Data cache which 711/137 711/126: Witt, David B. et al רור Us r r speculatively updates a us 5864707 A r us: 15 19990126 Superscalar microprocessor configured to predict return 7:2/23 143 712/224 Tran, Thang M. et al. 712/243 US 5875315 A 19990223 10 190 Parallel and scalable .712/204 Narayan, Rammohan r r vs Instruction scanning unit 1,7 _ US 5875324 A 19990223 r us 1.47 Superscalar microprocessor which delays update of 712/238 712/240 Tran, Thang M. et al. n min r . us 5678255 A 19990302 Update unit for providing a 712/240 delayed update to a branch 13 137 Tran, Thang M. et al. r c r c vs Ε. m m us 5881278 A 19990309 Return address prediction system which adjusts the 712/242 19: 154 712/233 Tran, Thang M. et al. US. 12 ٠. 1- 5 C C US 5092936 A 19990406 20. 140 Speculative register file 712/216 712/212: Tran, Thang M. et al. c c c c c c c us NO. 712/213 storing speculative _ US 5933618 A 19990863 154 Speculative register storage 712/217 712/212: Tran. Thang M. et al. Zido Osmania William

